annotate doc/manual/callconvs/callconv_x64.tex @ 200:e07fb0bbddae

- manual cleanup
author Tassilo Philipp
date Sun, 19 Mar 2017 20:09:59 +0100
parents 9e99918065e6
children 277fe1ff3e14
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
1 %//////////////////////////////////////////////////////////////////////////////
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
2 %
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
3 % Copyright (c) 2007,2009 Daniel Adler <dadler@uni-goettingen.de>,
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
4 % Tassilo Philipp <tphilipp@potion-studios.com>
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
5 %
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
6 % Permission to use, copy, modify, and distribute this software for any
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
7 % purpose with or without fee is hereby granted, provided that the above
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
8 % copyright notice and this permission notice appear in all copies.
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
9 %
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
10 % THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
11 % WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
12 % MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
13 % ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
14 % WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
15 % ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
16 % OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
17 %
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
18 %//////////////////////////////////////////////////////////////////////////////
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
19
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
20 % ==================================================
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
21 % x64
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
22 % ==================================================
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
23 \subsection{x64 Calling Convention}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
24
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
25
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
26 \paragraph{Overview}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
27
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
28 The x64 (64bit) architecture designed by AMD is based on Intel's x86 (32bit)
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
29 architecture, supporting it natively. It is sometimes referred to as x86-64,
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
30 AMD64, or, cloned by Intel, EM64T or Intel64.\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
31 On this processor, a word is defined to be 16 bits in size, a dword 32 bits
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
32 and a qword 64 bits. Note that this is due to historical reasons (terminology
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
33 didn't change with the introduction of 32 and 64 bit processors).\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
34 The x64 calling convention for MS Windows \cite{x64Win} differs from the
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
35 SystemV x64 calling convention \cite{x64SysV} used by Linux/*BSD/...
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
36 Note that this is not the only difference between these operating systems. The
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
37 64 bit programming model in use by 64 bit windows is LLP64, meaning that the C
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
38 types int and long remain 32 bits in size, whereas long long becomes 64 bits.
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
39 Under Linux/*BSD/... it's LP64.\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
40 \\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
41 Compared to the x86 architecture, the 64 bit versions of the registers are
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
42 called rax, rbx, etc.. Furthermore, there are eight new general purpose
95
9e99918065e6 - doc fixes (mainly for html output)
cslag
parents: 92
diff changeset
43 registers r8-r15.\\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
44
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
45
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
46
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
47 \paragraph{\product{dyncall} support}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
48
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
49 \product{dyncall} supports the MS Windows and System V calling convention.\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
50 \\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
51
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
52
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
53
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
54 \subsubsection{MS Windows}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
55
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
56 \paragraph{Registers and register usage}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
57
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
58 \begin{table}[h]
77
e441ef3ec782 - manual layout tweaks
cslag
parents: 76
diff changeset
59 \begin{tabular*}{0.95\textwidth}{3 B}
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
60 Name & Brief description\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
61 \hline
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
62 {\bf rax} & scratch, return value\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
63 {\bf rbx} & permanent\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
64 {\bf rcx} & scratch, parameter 0 if integer or pointer\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
65 {\bf rdx} & scratch, parameter 1 if integer or pointer\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
66 {\bf rdi} & permanent\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
67 {\bf rsi} & permanent\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
68 {\bf rbp} & permanent, may be used ase frame pointer\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
69 {\bf rsp} & stack pointer\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
70 {\bf r8-r9} & scratch, parameter 2 and 3 if integer or pointer\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
71 {\bf r10-r11} & scratch, permanent if required by caller (used for syscall/sysret)\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
72 {\bf r12-r15} & permanent\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
73 {\bf xmm0} & scratch, floating point parameter 0, floating point return value\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
74 {\bf xmm1-xmm3} & scratch, floating point parameters 1-3\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
75 {\bf xmm4-xmm5} & scratch, permanent if required by caller\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
76 {\bf xmm6-xmm15} & permanent\\
76
7ca46969e0ad - tweaks in manual, mainly for html generation
cslag
parents: 0
diff changeset
77 \end{tabular*}
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
78 \caption{Register usage on x64 MS Windows platform}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
79 \end{table}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
80
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
81 \paragraph{Parameter passing}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
82
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
83 \begin{itemize}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
84 \item stack parameter order: right-to-left
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
85 \item caller cleans up the stack
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
86 \item first 4 integer/pointer parameters are passed via rcx, rdx, r8, r9 (from left to right), others are pushed on stack (there is a
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
87 preserve area for the first 4)
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
88 \item float and double parameters are passed via xmm0l-xmm3l
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
89 \item first 4 parameters are passed via the correct register depending on the parameter type - with mixed float and int parameters,
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
90 some registers are left out (e.g. first parameter ends up in rcx or xmm0, second in rdx or xmm1, etc.)
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
91 \item parameters in registers are right justified
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
92 \item parameters \textless\ 64bits are not zero extended - zero the upper bits contiaining garbage if needed (but they are always
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
93 passed as a qword)
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
94 \item parameters \textgreater\ 64 bit are passed by reference
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
95 \item if callee takes address of a parameter, first 4 parameters must be dumped (to the reserved space on the stack) - for
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
96 floating point parameters, value must be stored in integer AND floating point register
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
97 \item caller cleans up the stack, not the callee (like cdecl)
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
98 \item stack is always 16byte aligned - since return address is 64 bits in size, stacks with an odd number of parameters are
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
99 already aligned
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
100 \item ellipsis calls take floating point values in int and float registers (single precision floats are promoted to double precision
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
101 as defined for ellipsis calls)
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
102 \item if size of parameters \textgreater\ 1 page of memory (usually between 4k and 64k), chkstk must be called
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
103 \end{itemize}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
104
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
105
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
106 \paragraph{Return values}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
107
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
108 \begin{itemize}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
109 \item return values of pointer or integral type (\textless=\ 64 bits) are returned via the rax register
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
110 \item floating point types are returned via the xmm0 register
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
111 \item for types \textgreater\ 64 bits, a secret first parameter with an address to the return value is passed
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
112 \end{itemize}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
113
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
114
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
115 \paragraph{Stack layout}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
116
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
117 Stack frame is always 16-byte aligned. Stack directly after function prolog:\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
118
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
119 \begin{figure}[h]
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
120 \begin{tabular}{5|3|1 1}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
121 \hhline{~-~~}
92
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
122 & \vdots & & \\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
123 \hhline{~=~~}
92
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
124 local data & \hspace{4cm} & & \mrrbrace{9}{caller's frame} \\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
125 \hhline{~-~~}
92
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
126 \mrlbrace{7}{parameter area} & \ldots & \mrrbrace{3}{stack parameters} & \\
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
127 & \ldots & & \\
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
128 & \ldots & & \\
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
129 & r9 or xmm3 & \mrrbrace{4}{spill area} & \\
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
130 & r8 or xmm2 & & \\
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
131 & rdx or xmm1 & & \\
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
132 & rcx or xmm0 & & \\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
133 \hhline{~-~~}
92
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
134 & return address & & \\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
135 \hhline{~=~~}
92
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
136 local data & & & \mrrbrace{3}{current frame} \\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
137 \hhline{~-~~}
92
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
138 parameter area & & & \\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
139 \hhline{~-~~}
92
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
140 & \vdots & & \\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
141 \hhline{~-~~}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
142 \end{tabular}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
143 \caption{Stack layout on x64 Microsoft platform}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
144 \end{figure}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
145
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
146
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
147
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
148 \newpage
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
149
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
150 \subsubsection{System V (Linux / *BSD / MacOS X)}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
151
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
152 \paragraph{Registers and register usage}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
153
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
154 \begin{table}[h]
77
e441ef3ec782 - manual layout tweaks
cslag
parents: 76
diff changeset
155 \begin{tabular*}{0.95\textwidth}{3 B}
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
156 Name & Brief description\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
157 \hline
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
158 {\bf rax} & scratch, return value\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
159 {\bf rbx} & permanent\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
160 {\bf rcx} & scratch, parameter 3 if integer or pointer\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
161 {\bf rdx} & scratch, parameter 2 if integer or pointer, return value\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
162 {\bf rdi} & scratch, parameter 0 if integer or pointer\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
163 {\bf rsi} & scratch, parameter 1 if integer or pointer\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
164 {\bf rbp} & permanent, may be used ase frame pointer\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
165 {\bf rsp} & stack pointer\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
166 {\bf r8-r9} & scratch, parameter 4 and 5 if integer or pointer\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
167 {\bf r10-r11} & scratch\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
168 {\bf r12-r15} & permanent\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
169 {\bf xmm0} & scratch, floating point parameters 0, floating point return value\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
170 {\bf xmm1-xmm7} & scratch, floating point parameters 1-7\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
171 {\bf xmm8-xmm15} & scratch\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
172 {\bf st0-st1} & scratch, 16 byte floating point return value\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
173 {\bf st2-st7} & scratch\\
76
7ca46969e0ad - tweaks in manual, mainly for html generation
cslag
parents: 0
diff changeset
174 \end{tabular*}
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
175 \caption{Register usage on x64 System V (Linux/*BSD)}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
176 \end{table}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
177
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
178 \paragraph{Parameter passing}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
179
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
180 \begin{itemize}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
181 \item stack parameter order: right-to-left
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
182 \item caller cleans up the stack
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
183 \item first 6 integer/pointer parameters are passed via rdi, rsi, rdx, rcx, r8, r9
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
184 \item first 8 floating point parameters \textless=\ 64 bits are passed via xmm0l-xmm7l
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
185 \item parameters in registers are right justified
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
186 \item parameters that are not passed via registers are pushed onto the stack
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
187 \item parameters \textless\ 64bits are not zero extended - zero the upper bits contiaining garbage if needed (but they are always
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
188 passed as a qword)
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
189 \item integer/pointer parameters \textgreater\ 64 bit are passed via 2 registers
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
190 \item if callee takes address of a parameter, number of used xmm registers is passed silently in al (passed number mustn't be
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
191 exact but an upper bound on the number of used xmm registers)
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
192 \item stack is always 16byte aligned - since return address is 64 bits in size, stacks with an odd number of parameters are
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
193 already aligned
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
194 \end{itemize}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
195
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
196
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
197 \paragraph{Return values}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
198
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
199 \begin{itemize}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
200 \item return values of pointer or integral type (\textless=\ 64 bits) are returned via the rax register
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
201 \item floating point types are returned via the xmm0 register
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
202 \item for types \textgreater\ 64 bits, a secret first parameter with an address to the return value is passed - the passed in address
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
203 will be returned in rax
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
204 \item floating point values \textgreater\ 64 bits are returned via st0 and st1
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
205 \end{itemize}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
206
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
207
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
208 \paragraph{Stack layout}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
209
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
210 Stack frame is always 16-byte aligned. Note that there is no spill area.
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
211 Stack directly after function prolog:\\
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
212
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
213 \begin{figure}[h]
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
214 \begin{tabular}{5|3|1 1}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
215 \hhline{~-~~}
92
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
216 & \vdots & & \\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
217 \hhline{~=~~}
92
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
218 local data & \hspace{4cm} & & \mrrbrace{5}{caller's frame} \\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
219 \hhline{~-~~}
92
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
220 \mrlbrace{3}{parameter area} & \ldots & \mrrbrace{3}{stack parameters} & \\
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
221 & \ldots & & \\
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
222 & \ldots & & \\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
223 \hhline{~-~~}
92
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
224 & return address & & \\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
225 \hhline{~=~~}
92
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
226 local data & & & \mrrbrace{3}{current frame} \\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
227 \hhline{~-~~}
92
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
228 parameter area & & & \\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
229 \hhline{~-~~}
92
5c3fa8897e0e - manual work
cslag
parents: 90
diff changeset
230 & \vdots & & \\
0
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
231 \hhline{~-~~}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
232 \end{tabular}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
233 \caption{Stack layout on x64 System V (Linux/*BSD)}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
234 \end{figure}
3e629dc19168 initial from svn dyncall-1745
Daniel Adler
parents:
diff changeset
235